

A

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

Attorney Docket No.	AUS9-2000-0284-US1
First Inventor or Application Identifier	Roger Donell Weekly
Title	Apparatus and Method for Synchronizing
Express Mail Label No.	EK787384845

(Only for new nonprovisional applications under 37 CFR 1.53(b))

ADDRESS TO: Assistant Commissioner for Patents
Box Patent Application
Washington, DC 20231

See MPEP chapter 800 concerning utility patent application contents.

- Fee Transmittal Form** (e.g., PTO/SB-17)
(Submit an original, and a duplicate for fee processing)

1. ☒ Specification [Total Pages: 17]
(preferred arrangement set forth below)

 - Descriptive title of the invention
 - Cross References to Related Applications
 - Statement Regarding Fed sponsored R & D
 - Reference to Microfiche Appendix
 - Background of the invention
 - Brief Summary of the invention
 - Brief Description of the Drawings (if filed)
 - Detailed Description
 - Claim(s)
 - Abstract of the Disclosure

3. ☒ Drawing(s) (35 U.S.C. 113) [Total Sheets: 3]

4. Oath or Declaration [Total Pages: 2]

 - a. ☒ Newly executed (original or copy)
 - b. ☐ Copy from a prior application (37 C.F.R. § 1.63(d))
(for continuation/divisional with Box 17 completed)
(Note Box 5 below)
 - i. ☐ DELETION OF INVENTOR(S)
Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b).

5. ☐ Incorporation By Reference (*useable if Box 4b is checked*)
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered to be part of the disclosure of the accompanying application and is hereby incorporated by reference therein.

6. ☐ Microfiche Computer Program (Appendix)

7. Nucleotide and/or Amino Acid Sequence Submission
(if applicable, all necessary)

 - a. ☐ Computer Readable Copy
 - b. ☐ Paper Copy (Identical to computer copy)
 - c. ☐ Statement verifying identity of above copies

ACCOMPANYING APPLICATION PARTS

 8. ☒ Assignment Papers (cover sheet & document(s))
 9. ☐ 37 C.F.R. § 3.73(b) Statement
(when there is an assignee) ☐ Power of Attorney
 10. ☐ English Translation Document *(if applicable)*
 11. ☐ Information Disclosure Statement (IDS)/PTO-1449 ☐ Copies of IDS Citations
 12. ☐ Preliminary Amendment
 13. ☒ Return Receipt Postcard (MPEP 503)
(Should be specifically itemized)
 - * Small Entity
 14. ☐ Statement(s) ☐ Statement filed in prior application,
(PTO/SB-09-12) Status still proper and desired
 15. ☐ Certified Copy of Priority Document(s)
(if foreign priority is claimed)
 16. ☐ Other:

* A new statement is required to be entitled to pay small entity fees, except where one has been filed in a prior application and is being relied upon.

17. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP)

Prior application information: Examiner _____ of prior application No: _____

Group / Art Unit: _____

☐ Customer Number or Bar Code Label (Insert Customer No. or Attach bar code label here) or ☐ Correspondence address below

Name	Russell D. Culbertson				
	Shaffer & Culbertson, L.L.P.				
Address	1250 Capital of Texas Hwy. S.				
	Bldg. One, Ste. 360				
City	Austin	State	Texas	Zip Code	78746
Country	U.S.A.	Telephone	512-327-8932	Fax	512-327-2665

Name (Print/Type)	Anthony V.S. England	Registration No. (Attorney/Agent)	35,129
Signature	Anthony V.S. England	Date	8/1/00

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

5 TECHNICAL FIELD OF THE INVENTION

20

25

EMI emissions from electronic devices are regulated by governmental or other agencies to certain maximum allowable limits. Electronic equipment manufacturers must reduce EMI emissions as much as possible in order to maintain these emissions within the allowable limits. For example, electronic circuits may be enclosed in special electrically conductive housings which block or shield EMI emissions from the enclosed circuit. However, as clock frequencies increase, complete EMI shielding becomes more difficult, and EMI emission levels may increase.

Many regulatory EMI limits are set as a maximum average emission energy level over an operating period for the circuit. Reducing clock frequency in a circuit for a portion of an operating period reduces the average energy of EMI emissions

over the operating period. Thus, it is sometimes possible to meet regulatory limits for EMI emissions from a particular circuit by modulating the clock frequency in the circuit within a certain range about a centerline or nominal clock frequency. This modulated clock signal frequency in an electronic circuit is commonly referred to as a spread spectrum clock signal.

All processors and other electronic devices that operate under control of a clock signal are limited in the clock frequency they can support, and thus the speed at which they can process data. This operational speed limit is the result of certain critical paths between functional blocks which are clocked by a common clock signal. The maximum time it takes to launch data from one circuit functional block, transmit it to a receiving circuit functional block, and arrive at the receiving circuit functional block prior to the setup time required by the receiving circuit functional block, determines the minimum instantaneous cycle time that may be allowed for a clock signal in an electronic device which includes the two functional blocks. This minimum instantaneous cycle time translates to a maximum clock frequency for the circuit and can never be violated without running the risk that the circuit will produce incorrect results for a given input. Where the clock frequency for a circuit is modulated in a spread spectrum clock arrangement, the modulated frequency must be controlled so that the instantaneous frequency at any given time remains below the maximum allowable clock frequency supported by the circuit.

Minimum cycle time may be improved or reduced in many circuits by increasing the supply voltage in the circuit. Thus, the maximum allowable instantaneous frequency in a spread spectrum clock signal may be increased simply by increasing the supply voltage to the circuit. However, increasing the supply voltage in a circuit will increase power dissipation in the circuit, and the thermal effect of this increased power dissipation may have a detrimental impact on the

functionality and reliability of the circuit. Thus, in many systems, increasing supply voltage level is not a viable choice to meet limitations on the maximum instantaneous frequency in a spread spectrum clock system.

5 SUMMARY OF THE INVENTION

It is an object of the invention to provide an apparatus and method for providing a spread spectrum clock signal in a manner which facilitates increased circuit performance.

This object is accomplished by modulating the supply voltage for a circuit in concert or synchronization with the circuit clock frequency. According to the present invention, the supply voltage for a circuit is increased as clock frequency is increased. However, in the portion of the clock frequency modulation cycle in which the clock frequency is decreasing, the supply voltage for the circuit is also decreased. This modulation of the circuit supply voltage level in concert with the system clock frequency provides the reduced EMI emission levels desired in spread spectrum clock arrangements, and simultaneously allows the circuit to function periodically at higher clock frequencies to improve overall system performance.

The relative modulation in circuit supply voltage level and clock frequency according to the invention may be accomplished in a number of different fashions. In one form of the invention a modulator is operatively connected to apply a first modulation to the supply voltage for a circuit. A corresponding modulating arrangement uses the modulated supply voltage signal to control a corresponding modulation in the clock frequency for the circuit. Alternatively, a modulation signal source may be used directly to control both the modulation of the system clock frequency and the circuit supply voltage level. Regardless of the particular circuit structure used to effect the relative supply voltage and clock frequency modulation,

the method of the invention includes the steps of modulating one of the circuit supply voltage or the system clock signal frequency at a first modulation frequency and modulating the other one of the supply voltage or clock frequency at a corresponding modulation frequency.

As used in this disclosure and the accompanying claims, a first modulation is a "corresponding modulation" with respect to a second modulation when the peaks of the first modulation waveform coincide at least partially with the peaks of the second modulation waveform. In some preferred forms of the invention, the supply voltage and clock frequency are modulated so that the resulting two modulation waveforms are generally identical. However, the clock frequency modulation need not coincide identically with the supply voltage modulation to provide increased system performance and to fall within the scope of the invention and the accompanying claims. That is, the two modulation waveforms (instantaneous frequency and supply voltage level plotted over time) may be unequal and still provide benefits according to the invention.

These and other objects, advantages, and features of the invention will be apparent from the following description of the preferred embodiments, considered along with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a diagrammatic representation of a spread spectrum clock system embodying the principles of the invention.

Figure 2 is a representational timing diagram illustrating the relative modulation of circuit supply voltage and clock frequency according to the invention.

Figure 3 is a diagrammatic representation of an alternate spread spectrum clock system embodying the principles of the invention.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Figure 1 illustrates electronic circuit 10 utilizing a spread spectrum clock system 11 embodying the principles of the invention. Circuit 10 is shown in the figure as a processor, but may comprise any circuit utilizing a DC supply voltage signal and a spread spectrum clock signal. Although, circuit 10 may be implemented as a separate integrated circuit chip which receives a DC supply voltage signal and the system clock from off-chip sources, the circuit may alternatively be implemented together with the spread spectrum clock system on a single integrated circuit chip. Also, circuit 10 and spread spectrum clock system 11 may be implemented using discrete electronic components within the scope of the following claims.

Spread spectrum clock system 11 includes a spread spectrum clock source 14 and a power supply 15. Clock source 14 provides the clock signal for circuit 10, while power supply 15 provides the supply voltage signal V_{dd} for the circuit. As used this disclosure and the accompanying claims, "supply voltage signal" refers to the voltage signal supplied to and distributed throughout circuit 10 to provide the electrical energy required to operate the various components of the circuit. Also, "clock signal" refers to the signal comprising a suitable clock waveform which is supplied to circuit 10 and distributed throughout the circuit to clock or coordinate the operation of various components in the circuit.

Power supply 15 is illustrated in Figure 1 as a operational amplifier. The non-inverting or first input 16 to the operational amplifier is connected to receive a DC reference voltage signal modulated through modulator 17. Modulator 17 may comprise any suitable modulating arrangement including a saw-tooth or digital waveform generator. The power supply output at node 18 carries the supply

voltage signal V_{dd} which is applied to circuit 10. This signal is also fed back to the inverting input 19 of the operational amplifier.

Although the power supply 15 is shown as an operational amplifier in Figure 1, it will be appreciated that the invention may be implemented using any suitable power supply arrangement. A suitable power supply for purposes of this invention and the accompanying claims comprises any power supply in which the output supply voltage may be modulated. Even in the operational amplifier arrangement shown Figure 1, filters and other signal conditioning arrangements may be included with the power supply. These additional components which may be included in the power supply 15 are omitted from the figures so as not to obscure the invention in unnecessary detail.

Spread spectrum clock source 14 shown in Figure 1 comprises a phase lock loop (PLL) arrangement including a phase detector 21, loop filter 22, and voltage controlled oscillator (VCO) 23. A divider may be included in the feedback path of the PLL circuit, but is omitted from Figure 1 in order to simplify the drawing. A summing method 27 is also included in the PLL clock source in this preferred form of the invention. The PLL clock source receives an oscillator or base frequency input B and a modulation input at 28. Base frequency B is applied as one input to phase detector 21 and provides a reference to which the clock source output signal at node 26 may be locked. The signal at modulation input 28 is summed as indicated by summing method 27 to produce a modulated signal at an input 25 to VCO 23. This modulated signal modulates the frequency of the clock signal output 26 so that the clock frequency varies within a certain range about a center or nominal frequency. It should be noted that if modulation input 28 to summing method 27 is zero, then the signal at VCO input 25 is identical to that of the output 29 from loop filter 22, as would be the case for a conventional PLL clock source.

A PLL clock source is shown in Figure 1 only for purposes of example. It will be appreciated that the invention is not limited to this particular type of clock source. The invention encompasses any clock source in which the output clock signal may be modulated within a desired frequency range.

5 In the preferred form of the invention illustrated in Figure 1, the modulated supply voltage signal at power supply output node 18 is applied to control the modulation of the clock frequency. Since the supply signal will normally be different from the voltage level required as the modulation input 28 to clock source 14, Figure 1 includes a signal translator 30. Signal translator 30 receives the supply voltage signal from power supply output node 18 and translates that signal to form a suitable modulation input 28, that is, a modulation signal suitable for summing method 27 to combine with output 29 from loop filter 22. In the preferred form of the invention illustrated in Figure 1, summing method 27 may be effected by a combination of the signal translator 30 and loop filter 22 rather than as a separate summing device. Any suitable summing arrangement may be employed to effect summing method 27 within the scope of the present invention.

10 The operation of the spread spectrum clock system 11 shown in Figure 1 and the method of the invention may be described with reference to Figure 1 and the timing diagram shown in Figure 2. The method of the invention includes
20 modulating both the supply voltage signal and the clock signal frequency (at 18 and 26, respectively, in Figure 1) in concert or synchronization with each other at corresponding modulation frequencies. In the form of invention shown in Figure 1, the step of modulating the supply voltage is accomplished using modulator 17 to modulate the reference voltage signal to the non-inverting input 16. This produces
25 the modulated supply voltage signal V_{dd} shown in Figure 2.

The step of modulating the frequency of the clock source output at 26 in Figure 1 is accomplished using the modulated supply voltage signal. More particularly, the supply voltage signal at node 18 is conditioned through signal translator 30 and then summed with output 29 from loop filter 22 by summing method 27. This summing function modulates the VCO input signal 25 to effect a modulation of the clock source output 26. This modulation based on the modulated supply voltage signal produces the modulated clock frequency shown at C in Figure 2.

Figure 2 illustrates that the modulation of the supply voltage signal V_{dd} according to the invention corresponds with the modulated clock frequency. When the supply voltage signal V_{dd} is at its highest level, the clock frequency C is also that its highest level. On the other hand, when the supply voltage V_{dd} is lowest, the clock frequency C is also at its lowest level. This relationship between the modulated supply voltage V_{dd} and modulated clock frequency C produces several benefits. First, the modulated clock frequency causes circuit 10 to produce a lower average EMI emission energy over a given operating period. Second, the higher performance exhibited by circuit 10 at the higher supply voltage will support the higher clock frequency at the appropriate time in the spread spectrum cycle, and the lower voltage supplied during the slower clock frequency will help keep the power dissipation in the circuit down to acceptable levels.

For example, assume a 2.5% clock frequency spread spectrum modulation is desired in order to reduce EMI emissions for a particular circuit or system. In this case, a supply voltage modulation peak of only 2.1% over the nominal (center) supply voltage level will support the same performance level as a system without the spread spectrum clock and with the nominal supply voltage. This 2.1% supply voltage modulation peak represents half of the 2.5% peak-to-peak frequency

modulation divided by the approximately 0.6% change in the maximum supportable clock frequency per % change in the supply voltage V_{dd} . The increased performance level in this example is achieved at less than a 0.3% increase in power dissipation. The semiconductor device junction added temperature rise in the circuit would be less than 0.2 degrees Celsius.

Figure 3 shows another preferred spread spectrum clock system according to the invention. System 35 includes the same power supply 15 and clock source 14 to provide the supply voltage and system clock, respectively, to circuit 10. However, in this alternate form of the invention the modulation input 28 to clock source 14 is provided directly from a modulation signal source 37. The output from modulation signal source 37 is summed with the reference voltage V_{ref} at summing junction 38 and applied to the non-inverting input 16 of the operational amplifier making up power supply 15.

It will be noted from Figure 1 that modulator 17 cooperates with power supply 15 shown in Figure 1 to provide an arrangement for modulating the supply voltage. The supply voltage signal V_{dd} and signal translator 30 make up a corresponding modulation arrangement in Figure 1 for modulating the spread spectrum clock frequency. In contrast, modulation signal source 37 in Figure 3 operates as the modulating arrangement for modulating the clock frequency from clock source 14, while summing arrangement 38 cooperates with power supply 15 to provide a corresponding modulating arrangement to modulate the supply voltage.

It will be appreciated by those skilled in the art that the invention is not limited to the triangular supply voltage signal waveform illustrated in Figure 2. In other forms of the invention the waveform produced by the modulated supply voltage signal may comprise a more complex waveform. It should again be noted that the modulation waveform of the supply voltage signal and the modulation

5 waveform of the clock frequency need not be identical within the scope of the present invention and the following claims. Rather, the modulation waveforms may be somewhat different. In some cases the waveform differences between the supply voltage modulation and the clock frequency modulation may improve power dissipation without loss of performance.

Many different arrangements may be employed to modulate the supply voltage signal in concert with the modulated spread spectrum clock frequency. The arrangements shown in Figures 1 and 3 are simply preferred embodiments for accomplishing the desired relative modulation between the supply voltage signal and clock frequency. Alternatively to the arrangements shown in Figures 1 and 3, a function generator may be associated with the power supply 15 and the function applied to control both the modulation of the supply voltage signal and the spread spectrum clock frequency. The desired relative modulation may also be accomplished with a passive distribution and decoupling network associated with circuit 10 which has a slightly negative impedance at the fundamental frequency of the spread spectrum modulation. These latter modulation arrangements are to be considered equivalent to those illustrated in the figures.

20 Furthermore, those skilled in the art will appreciate that the invention is not limited to the method of modulation or modulation introduction into clock source 14 or power supply 15 shown for purposes of example in Figures 1 and 3. In other forms of the invention, the spread spectrum frequency modulation could be accomplished before loop filter 22, and could take signal forms other than voltages. Such alternative signal forms include currents and digital representations translatable as phase error for the clock source and voltage for the power supply.

25 In other forms of the invention, the modulation could be introduced into clock source 14, and a frequency-to-voltage converter at the output of clock source 14

The above described preferred embodiments are intended to illustrate the principles of the invention, but not to limit the scope of the invention. Various other embodiments and modifications to these preferred embodiments may be made by those skilled in the art without departing from the scope of the following claims.

CLAIMS:

1. An apparatus for controlling the system supply voltage in a system utilizing a spread spectrum clock signal, the apparatus including:
 - (a) a modulating arrangement operatively connected to apply a first modulation to one of the system supply voltage or a clock signal frequency for the system; and
 - (b) a corresponding modulating arrangement operatively connected to apply a corresponding modulation to the other one of the system supply voltage or the clock signal frequency.
2. The apparatus of Claim 1 further including a power supply circuit, and wherein:
 - (a) the modulating arrangement includes a modulator connected to provide a modulated signal to a reference input to the power supply circuit; and
 - (b) the corresponding modulating arrangement includes an arrangement for applying the system supply voltage to control modulation of the clock signal frequency.
3. The apparatus of Claim 2 wherein the modulator is connected between a DC reference voltage source and the reference input of the power supply circuit.
4. The apparatus of Claim 2 further including a spread spectrum clock source and wherein the system supply voltage is used to produce a modulation signal for a modulation input to the spread spectrum clock source.

- 5
5. The apparatus of Claim 4 further including:
- (a) a signal translator connected to receive the system supply voltage and provide a translated output to the modulation input of the spread spectrum clock source.
6. The apparatus of Claim 1 further comprising a spread spectrum clock source having a modulation input, and wherein the modulating arrangement includes a modulation signal source having an output connected to the modulation input of the spread spectrum clock source.
7. The apparatus of Claim 6 further including a power supply circuit having a reference input, and wherein the modulation signal source output is applied to modulate the signal at the reference input.
8. The apparatus of Claim 7 further including a summing junction connected to sum a DC reference voltage and the modulation signal source output to produced a summed output and apply the summed output to the reference input of the power supply circuit.
9. The apparatus of Claim 1 wherein the first modulation and the corresponding modulation comprise unequal waveforms.
10. A spread spectrum clock system including:
- (a) a spread spectrum clock source having a frequency modulation input and providing a clock signal;
- (b) a power supply circuit providing a supply voltage output;
- 25

- 5
- (c) a modulating arrangement operatively connected to apply a first modulation to one of the supply voltage output or the frequency of the clock signal; and
 - (d) a corresponding modulating arrangement operatively connected to apply a corresponding modulation to the other one of the supply voltage output or the frequency of the clock signal.

11. The apparatus of Claim 10 wherein:

- 10
- (a) the modulating arrangement comprises a modulator connected to provide a modulated reference input to the power supply circuit; and
 - (b) the corresponding modulating arrangement includes an arrangement for applying the system supply voltage output to control modulation of the clock signal frequency.

12. The apparatus of Claim 11 further including:

- 15
- (a) a signal translator connected to receive the system supply voltage output and provide a translated output to the frequency modulation input of the spread spectrum clock source.

20

13. The apparatus of Claim 10 wherein the modulating arrangement comprises a modulation signal source having an output connected to the frequency modulation input to the spread spectrum clock source.

25

14. The apparatus of Claim 13 wherein the modulation signal source output is applied to modulate a signal applied to a reference input of the power supply circuit.

15. The apparatus of Claim 14 further including a summing junction connected to sum a DC reference voltage and the modulation signal source output and apply a modulated DC output to the reference input of the power supply circuit.
16. The apparatus of Claim 10 wherein the first modulation waveform and the corresponding modulation waveform are unequal.
17. A method for providing a spread spectrum clock signal for a circuit, the method including the steps of:
- (a) modulating a power supply signal for the circuit at a first modulation; and
 - (b) modulating the frequency of the clock signal for the circuit at a corresponding modulation.
18. The method of Claim 17 wherein the step of modulating in the power supply signal for the circuit includes the step of:
- (a) modulating a reference voltage input to a power supply for the circuit.
19. The method of Claim 17 wherein the step of modulating the frequency of the clock signal for the circuit includes the step of:
- (a) conditioning the modulated power supply signal for the circuit to produce a conditioned signal at the first modulation frequency; and
 - (b) applying the conditioned signal to a modulation input of a clock source circuit.

20. The method of Claim 17 wherein the step of modulating the frequency of the clock signal for the circuit comprises:
 - (a) applying a modulation signal source output to a modulation input of a clock source circuit.
21. The method of Claim 20 wherein the step of modulating the power supply signal for the circuit includes:
 - (a) applying the modulation signal source output to modulate a reference voltage input to a power supply circuit.
22. The method of Claim 21 wherein the step of applying the modulation signal source output to modulate a reference voltage input comprises the step of:
 - (a) summing the modulation signal source output with a DC reference voltage source signal.
23. The method of Claim 17 wherein the first modulation waveform and the corresponding modulation waveform are unequal.

ABSTRACT OF THE DISCLOSURE

I:\C:\db\I-m\IBM\154\finalapp.wpd

1/3




FIG. 1



FIG. 2




FIG. 3

DECLARATION AND POWER OF ATTORNEY FOR
PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

APPARATUS AND METHOD FOR SYNCHRONIZING CLOCK MODULATION WITH POWER SUPPLY MODULATION IN A SPREAD SPECTRUM CLOCK SYSTEM

the specification of which (check one)

X is attached hereto.

___ was filed on _____
as Application Serial No. _____
and was amended on _____
(if applicable)

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, §1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s):

Priority Claimed

____ Yes ____ No
(Number) (Country) (Day/Month/Year)

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose information material to

the patentability of this application as defined in Title 37, Code of Federal Regulations, §1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

(Application Serial #)

(Filing Date)

(Status)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorneys and/or agents to prosecute this application and transact all business in the Patent and Trademark Office connected therewith.

John W. Henderson, Jr., Reg. No. 26,907; Thomas E. Tyson, Reg. No. 28,543; Robert M. Carwell, Reg. No. 28,499; Jeffrey S. LaBaw, Reg. No. 31,633; Douglas H. Lefevre, Reg. No. 26,193; Casimer K. Salys, Reg. No. 28,900; David A. Mims, Jr., Reg. No. 32,708; Mark E. McBurney, Reg. No. 33,114; Volel Emile, Reg. No. 39,969; James H. Barksdale, Jr. Reg. No. 24,091; Anthony V. England, Reg. No. 35,129; Christopher A. Hughes, Reg. No. 26,914; Edward A. Pennington, Reg. No. 32,588; John E. Hoel, Reg. No. 26,279; Joseph C. Redmond, Jr., Reg. No. 18,753; Leslie A. Van Leeuwen, Reg. No. 42,196; and Marilyn S. Dawkins, Reg. No. 31,140.

Russell D. Culbertson, Reg. No. 32,124; and John Nevin Shaffer, Jr., Reg. No. 29,858

Send correspondence to: 1250 Capital of Texas Hwy. S., Bldg. One, Suite 360, Austin, Texas, 78746, and direct all telephone calls to 512-327-8932

FULL NAME OF SOLE OR FIRST INVENTOR: Roger Donell Weekly

INVENTORS SIGNATURE: *Roger Donell Weekly* DATE: 8/1/00

RESIDENCE: 11100 Township Cove
Austin, Texas 78759

CITIZENSHIP: United States of America

POST OFFICE ADDRESS: 11100 Township Cove
Austin, Texas 78759